I. INTRODUCTION

I
N [1] , are detailed some issues related to the integration of power electronic systems. The design issue is discussed and authors propose a tentative design flow [2] . Hybrid technologies and moreover monolithic technologies call for prototype-less design. Particularly integrated power systems render practical measurements difficult if not impossible. Then the design flow of such integrated systems becomes the key to success. This design flow includes several steps from functional design to physical verification and validation. This last step should provide accurate estimation of the system behavior as measurements provide todays with system prototypes. The simulation accuracy depends on the accuracy and the validity of the various components models. Particularly the semiconductor device model validity depends on the model equations but also on the model parameters. These parameters should be extracted accurately for the model to represent physical devices. Most models are based on physical approach, hence they depend on the device design parameters. An important step is thus related to the extraction of device design parameters. This latter issue has not been extensively discussed in literature though it is as important as the model equations themselves. The paper details a systematic procedure to extract the main design parameters of a PiN diode. The PiN diode remains a difficult device to model, particularly during switching transients. The extraction of a design parameter can be performed directly from an electrical characteristic or from a more elaborate method. The threshold gate voltage of a MOSFET transistor is extracted easily from a -static curve for example. Unfortunately this technique is not possible for any device design parameter. It is more convenient to extract design parameters from an optimization process based on adequate experimental data. Such an extraction procedure requires at least five actions as introduced in [3] 1) choice of a device model and a related simulator; 2) definition of a circuit model similar to experimental setup; 3) production of experimental data and collection of other input data; 4) definition of a quality criterion, namely a cost function; 5) adoption of an optimization procedure; 6) validation of the optimal parameter set. The optimization procedure takes the experimental and simulation data, computes the cost function and tunes the design parameter set to minimize the cost function. When the optimum is obtained, the simulation results are quite comparable to experimental data, and an optimal design parameter set is available. The three first steps as defined here above are now briefly recalled for the sake of place.
A. PiN Diode Model
Many PiN diode models are reported in literature. [4] or [5] classifies models developed until 1998. Other models are reported in [6] and [7] . Particularly models reported in [6] are declared accurate but they include parameters difficult to extract from author point of view. In [8] it is shown that the standard Spice model is not convenient to represent a PiN diode. The Spice model does not consider the high-injection phenomenon that takes place in the diode epitaxial base for example. As reported in [4] many models include the high-level injection phenomenon as [9] , [10] which are the initiative developments for the Saber diode model [11] . Literature also reports equivalent circuit model of the lumped-charge model in the diode base [7] , [12] . However this technique to produce Spice compatible models offers no advantage over state-space models [13] , [14] .
As indicated here above, the parameter extraction process is necessary for the accurate system simulation which will be carried out during the final verification phase inside an integrated system design flow. Probably finite-element method (FEM) modeling should be considered for this verification 0885-8993/$20.00 © 2005 IEEE phase, within an heterogeneous simulation scheme. A circuit representation is sufficient for several parts of the system like will be shown for the circuit parasitic components. FEM models suit complicated components like power semiconductor components or magnetic devices. A FEM model is considered here for the PiN diode. Unfortunately the technological architecture of the semiconductor device is generally not available, and the paper demonstrates that a simplified and quite arbitrary technological architecture may be considered. However the reader may object immediately that FEM modeling enables complex technological representation for the PiN diode. First of all the paper focuses on a design parameter extraction method. For the sake of clearness, a simple generic doping profile is adopted for the diode but the essential design parameters of any doping profile are considered. Moreover FEM models are not the only ones suitable for the verification phase inside an integrated system design flow. Several physics-based analytical models may be considered. These models require the design parameters considered in the paper. Finally the diode technological architecture is not available to end-users. A visual inspection of bare dies gives only access to the estimation of the device area. The main difference between diodes of diverse manufacturers are on the doping profile. The proposed generic doping profile is unique while many options are considered by manufacturers to optimize the doping profile of their devices. From modeling point of view there is a trade-off between the level of complexity of the doping profile, the number of design parameters to extract and the gain in model accuracy. This trade-off and limitations of the presented approach are discussed in the last section.
The arbitrary 1-D technological architecture in Fig. 1 is considered for the PiN diode. This architecture is very simple as a uniform base is considered. The and regions have secondary effects on the diode transient behavior except at very high current level where the lateral regions control the carrier injection [15] . The region is involved during hard diode turn-offs. So the and region parameters are not identified in a first approach. The following values are set arbitrarily m, cm m and cm . These values are of the same order as those of commercial device technologies. The parameter extraction procedure addresses the diode base width, ( m), the diode base doping concentration, (cm ), the ambipolar life-time in the diode base, (s), and the device effective area, A (mm ).
The architecture in Fig. 1 is entered using the graphical tool MDraw by ISE [16] . An automatic meshing tool produces the necessary data for the FEM simulator Dessis [17] . The input file contains no numerical values for the above mentioned design parameters. These values are entered while performing the parameter extraction procedure. Similar results may be obtained using other FEM softwares like [18] .
Dessis software supports heterogeneous simulation. The circuit considered experimentally and for simulation includes numerous components. All of them are simulated as equivalent circuit models except the PiN diode.
B. Circuit Model
The experimental circuit is pictured in Fig. 2 . A MOSFET transistor/diode switching cell is implemented. The diode package is inserted at the end of a simplistic bus-bar. Varying the length of the bus-bar changes the value of the wiring parasitic inductance,
. A current shunt is inserted in series with the diode. The shunt is a TMS Research device 0.025 /1.2 GHz [19] or an experimental current sensor [20] . This shunt imposes a reference voltage at the high potential of the source. Two voltage probes, Tektronix P6139A [21] , [22] , are connected in a differential manner to the diode. The differential setup features a 400-MHz bandwidth. A hot air furnace is used to control the temperature of the diode under test.
The switching cell main operating conditions are the forward current, , and the reverse voltage, . These conditions are imposed by a current and a voltage source respectively. It is required to extract the diode design parameters at a controlled temperature from experiment point of view. Hence it is necessary to limit diode self-heating by using a low recurrence operation. An IGBT transistor (MUP304) is added [ Fig. 2(a) ] that shorts the current source most of the time (Fig. 3) . The IGBT transistor is turned-off only several tens of microseconds every hundreds of milliseconds. The MOSFET transistor is turned-on just before the IGBT transistor is turned-off. Then it operates a diode turn-on and turn-off, before the IGBT transistor is turned-on. The inductor, , is a small wide-bandwidth air inductor that insures a constant current during the switching cell operation. A similar inductor of smaller value, , disconnects the IGBT from the switching cell during transients of the switching cell, when the IGBT is in the off state.
From simulation point of view, the IGBT transistor is not necessary as it does not influence the switching cell behavior inside the experimental circuit. The MOSFET model is based on the classical Spice Level-3 Mosfet model, available in major circuit simulators. The model parameters for the IRF740 device are also available in major circuit simulators.
The experimental data are captured during the diode reverse recovery as detailed here after.
Textbooks [23] , [24] detail that the diode current slope is approximated by at beginning of reverse recovery, inside a switching cell circuit where a unique wiring parasitic inductance is considered. Unfortunately experiment contradicts this assumption with the circuit in Fig. 2(a) . Fig. 4 pictures the diode current slope during turn-off versus the reverse voltage, and for several values of . Obviously Fig. 4 shows that the approximation is not valid when increases. The same discrepancy appears with respect to . A model of the wiring parasitics is required. Of course during the validation phase of a power system, a complete model of the wiring parasitics would be necessarily available. Fig. 4 demonstrates the necessity of a pertinent wiring parasitic model to achieve accurate simulation at semiconductor level.
A wiring parasitic model of the experimental circuit is obtained using the commercial software InCA [25] . The PEEC method [26] , [27] is applied to the printed circuit board in Fig. 5(a) and an inductance matrix is obtained. In Fig. 5(b) inductors, and , account for the diode package internal wiring inductors. The shunt internal parasitic inductor, , is non measurable and no coupling has been considered with other inductors. For numerical purpose, is set to 1 pH during simulation. An inductance matrix is computed for each bus-bar used to support the diode. Probe models are also considered to produce simulation results as closed as possible to experiment. These probe models have been detailed in [28] . The probe models represent the input impedance, the delay and the distortions introduced by the probes. Effects of these probe models are illustrated in following sections. Fig. 6 depicts a diode turn-off. Oscillations appear at the end of the turn-off. This part of the diode turn-off is difficult to model. It requires a very accurate description of the diode, an accurate description of the circuit wiring and a satisfying representation of the probes. Particularly the voltage probe input capacitance interacts with the diode under test, as pictured in Fig. 10 . Experiment and simulation differ in terms of oscillation amplitude and phase. On a general basis it is not suitable to use directly waveforms to confront simulation and experimental results within the design parameter extraction method. If waveforms seem correct after the parameter extraction, it is not the case at the beginning of the procedure. It is then preferable to characterize the turn-off waveforms by so-called switching parameters (see Fig. 6 ). These switching parameters are extracted both from simulation and experimental results, and used for the extraction procedure. Additional data will come from manufacturer data sheets as current and voltage ratings.
C. Experimental Data
The previous sections have recalled the three first actions involved in design parameter extraction. Next section details a step-by-step extraction procedure. Then the validity of extracted design parameters is discussed from electro-thermal point of view. Several simplifications have been considered so far. The validation section then discusses the possible limitations of the extraction procedure from simulation point of view.
II. STEP-BY-STEP EXTRACTION PROCEDURE
Probably ICCAP [29] is the most popular system to extract model parameters in Microelectronics. ICCAP uses staticcharacteristics and -curves. Small biasing conditions are involved. Unfortunately these operating conditions are not sufficient to stimulate physical phenomena like high-level injection inside the PiN diode. -and -curves are not significantly influenced by the important phenomena involved inside the diode during hard switching like dynamic avalanche [30] , [31] , or Kirk effect [32] like in a bipolar transistor collector. Dynamic avalanche is referred to as a cause of diode failure [33] , hence the necessity to render the experimental data sensitive to this latter phenomenon. Finally -characteristics are related to the ambipolar lifetime in the diode epitaxial layer only through the device voltage drop. This quantity reveals insufficient to estimate the ambipolar lifetime in a satisfying manner. Then the switching parameters as defined in Fig. 6 are preferred as input data.
A global optimization procedure is detailed in [34] to extract the diode design parameters: the diode base width, , the diode base doping concentration, , the ambipolar life-time in the diode base, , and the device effective area, A. The procedure accepts switching parameters as input data. One reported limitation is the large CPU-cost due to random optimization techniques.
Other extraction techniques have been presented [35] , [36] . They concern lumped-charge models where physical parameters are mixed with nonphysical quantities. The extraction procedures appear quite complicated and lead to a parameter set of limited accuracy. Moreover the validation has not been demonstrated from electro-thermal point-of-view.
More recently [37] reports a diode design parameter extraction for the model in [14] . It is a step-by-step procedure for the parameters and A, that uses essentially data sheet results. The effective area, A, is extracted from the normal rating forward current, and the maximal current density, J. The ambipolar lifetime, , is extracted from the current and the reverse recovery charge, Q by . The drift region width, , is extracted from the breakdown voltage, , assuming an arbitrary doping concentration cm and an arbitrary relation between and . Then a refinement of the parameter values is performed using one inductive load turn-off at room temperature. First the inductance value is obtained from experimental data with the relation . The value is fed into the circuit model. Second the ambipolar lifetime is refined using and experimental values until experimental and simulation current waveforms match. Third the voltage waveform is used to correct the values of and . The procedure detailed in [37] is closed to the procedure presented here but suffers some limitations. It is shown in introduction that one inductance is not sufficient to represent the wiring parasitic components of the experimental circuit. The ambipolar lifetime is not the only design parameter to influence and . The voltage waveform depends also on the ambipolar lifetime and the effective area. Finally the limited refinement of the design parameters leads to a design parameter set that enables accurate simulation results only in the vicinity of the considered experimental conditions. The authors detail here a step-by-step procedure which is significantly more rigorous but more expensive from CPU point-of-view. The validity of the design parameter set will be demonstrated using validity maps built on numerous diode turn-off waveforms.
Few parameters are extracted in a quite independent manner at each steps (Fig. 7) . The quality of the parameter extraction may be checked at each step instead of final stage like in a global extraction procedure.
Step #1 gives initial values to the diode base width, , the diode base doping concentration, , and the effective area, A.
Step #2 refines the estimation of and .
Step #3 gives an estimation of the ambipolar lifetime in the diode base layer, .
Step #4 refines the estimation of the affective area, A. The "ambipolar lifetime" step is repeated after step #4 as depends on A. The parameters and are also refined again after step #4. The different steps are detailed now.
A. Step #1: Initial Values of and A
It is not easy to have simultaneously a fast device with a high breakdown voltage and a low forward voltage drop. Consequently device engineers use trade-offs to satisfy the physical constraints that occur in the diode low-doped epitaxial layer. Under reverse-bias operation a space-charge region (SRC) develops in the diode drift region [38] , [39] . The electric field shape is either triangular if the SRC extension remains within the epitaxial layer boundaries, or trapezoidal if the SRC tends to extend over the drift region width. When the electric field reaches a critical value, the breakdown phenomenon occurs due to impact ionization. The related voltage is called the breakdown voltage,
. It is considered here that the static breakdown voltage of the diode is determined mainly by the diode volume properties and not the edge terminations of the device. Edge terminations are generally optimized to approach this latter behavior [30] .
The breakdown voltage is related to and in normally designed devices [40] . The diode model in Fig. 1 is simulated in the circuit in Fig. 8 for various values of and . Other parameters are set arbitrarily:
1 mm 100 ns, 1 m and m. The breakdown voltage is estimated and plotted versus and [ Fig. 8(b) ]. Simulations are carried out using the quasistationary mode of Dessis-ISE as the diode reverse-bias operation is mainly governed by the Poisson law. A trade-off for low forward voltage drop and large breakdown voltage is to set and so that the breakdown voltage appears in the knee region of one curve in Fig. 8(b) .
The procedure considers the typical value of the device voltage rating as the breakdown voltage in the diode data sheet, and select the -curve that places the breakdown voltage value in its knee region. Initial values of and are obtained. In the case of a bare diode die, an estimation of could be possible by visual inspection. However there is no relation between the die width and a priori. An initial value of A is obtained from the forward current rating, , as indicated in the device data sheet. It is assumed a current density of 150 A/cm . A visual inspection of a bare diode die gives access to the contact surface, and this surface can be an initial value for A.
B. Step #2: First Refinement of and
The refinement is based on the reverse-bias static characteristic of the PiN diode. This -curve is obtained experimentally using a high-power curve tracer Tektronix 371 A. A pulse-mode and a single-sequence operation are used to limit self-heating effects. The simulation results are obtained using Dessis-ISE in quasistationary mode. Few try-and-change phases are required to obtain matching simulation and experimental curves. The procedure may be carried out manually using a dichotomic approach for example. The procedure may also be performed using optimization tools like Darwin in Model Center [41] or an Optimization Toolbox in MatLab [42] . Fig. 9 pictures results after step #2 for three commercial devices: STTA81200, BYT12P1000, and BYT12P600. These results confirm the hypothesis about the static breakdown voltage and its relation to the diode volume properties more than the device edge terminations. 
C. Step #3: Estimation of and Refinement of and
A small forward voltage has the disadvantage of a great amount of stored carriers when the diode is highly forward biased, and high-level injection occurs in the diode base region [38] . This yields a low switching speed. Deep recombination centers are created (Au or Pt doping) in the epitaxial layer to reduce the ambipolar lifetime, , hence, improving the switching speed. The ambipolar lifetime influences the recovery time, (Fig. 6 ) defined as where and characterize the time intervals of constant current slope, and , respectively. and define the recovery charge, . The recovery charge is then influenced by , A, and : i.e., the design parameters of the epitaxial layer. The value of is estimated by matching experimental and simulated values of and . The effective area, A, is estimated in a subsequent step. So step #3 has to be repeated, and the values of and are also refined by the way.
Step #1 is repeated for the sake of coherence in the latter parameter values.
The estimation of the ambipolar lifetime is not expensive from CPU-cost point-of-view as it only requires few loops. However the success of this step is related to the accuracy of estimation of , and . One cause of error is due to the current and voltage probe. As stated in introduction, probes interact with the device under test, create delays due to propagation in the cable, and worst of all, degrade the signal due to distortion in the probes and the cables. The overall accuracy of the extraction procedure requires the probe effects to be taken into account in simulation. The author experienced that probe models are easily introduced in simulation while it is more difficult to post-process experimental data [28] . Fig. 10 pictures a comparison of waveforms during the reverse recovery of the device STTA81200. The operating conditions are 2 A, 150 V, and 77 nH. An optimal design parameter set has been used in simulation. The simulation results give the estimation of current and voltage waveform at probe head (at device extremities) and at probe terminal (as displayed on the oscilloscope). It is obvious that the propaga- tion delay is a cause of inaccuracy with regards to and for example. Fig. 10 shows a good agreement between simulation results including the probes and experimental results except at the end of turn-off (oscillations).
D. Step #4: Refinement of A
During an ultra-fast diode reverse recovery, when the maximal reverse voltage has been reached, the device behavior is determined by the interaction between its SCR and the external circuit. Indeed, at the end of the recovery process, the diode behaves as a nonlinear capacitance in series with circuit wiring parasitic components. This yields a damped oscillatory response of the voltage and current waveforms, with a fast decrease in the current [43] . Thus, the oscillation magnitude of the voltage waveform at the end of the recovery process depends on the effective value of the diode reverse-biased junction capacitance. Since this latter value is directly proportional to the PIN diode effective area [38] , good agreement between experimental and simulated waveform oscillations at the end of the recovery process is obtained by tuning the device effective area, A. As indicated before, steps #3 and #1 have then to be repeated for the sake of accuracy and consistency. It should be noted that the refinement of A is successful only if a correct model of the circuit wiring parasitics is available. Otherwise a part of discrepancies between simulation and experimental results are accounted for in the diode effective area and subsequently in the other design parameters.
The extraction procedure has been performed for numerous commercial diodes. Table I gives the extracted design parameter set for three devices. Around 20 simulations are required per device. Table II gives the experimental and simulated values of the switching parameters during a room temperature reverse recovery of a device STTB506D, with 2 A, 200 V, and 35 nH. Table II shows a good agreement between simulation and experiment. However the authors have the opinion that such results do not demonstrate the validity of the extracted design parameters.
A validity domain information should be preferred. Validity maps have been proposed in literature as comprehensive data about validity domain [44] . A validity map pictures the evolution of the error between experimental and simulated results about a switching parameter with respect to operating conditions. Validity maps are presented in next Section.
III. VALIDATION
The extraction procedure for the device STTA81200 has been performed at room temperature (300 K). The experimental circuit in Fig. 2(b) is equipped with a thermal management unit TP041AH that controls the temperature of the diode under test. The diode reverse recovery is then operated at 380 K and 440 K, with 2 A, 150 V, and 77 nH. Experimental results are compared to simulation results. The 1-D model in Fig. 1 is used with the design parameters in Table I . From thermal simulation point-of-view, the diode is identified to a silicon die of negligible vertical thickness compared to other geometrical dimensions. Losses are assumed to be generated at the device top surface and to flow normally to the surface. A 1-D heat flow is considered. The die top surface ( in Fig. 1 ) is assumed to be thermally insulated. The bottom surface is a cooling boundary where temperature, , is imposed by the hot air furnace. Convection and radiation are assumed negligible. The electro-thermal mode is selected in the FEM simulator Dessis. The Bennettwilson model [45] and the unified mobility model proposed by Klassen [46] are selected for the effective intrinsic density and the bulk mobility, respectively. Temperature dependence is considered for the Shockley-Read-Hall lifetimes [47] . The avalanche effects are also taken into account. The latter choices are adequate for the electro-thermal simulation of power devices. They are not discussed here as these issues are behind the scope of the paper. Fig. 11 pictures the comparison of results. An excellent agreement is found between experiment and simulation. A similar agreement has been noticed for many other commercial devices.
During the verification phase of a power system design, the engineer requires data to appreciate the simulation result accuracy. At device level, the engineer should appreciate the validity domain of a model including extracted parameters. Validity maps of switching parameters are good candidates to display validity domains. Reverse recovery of the device BYT12P1000 has been performed for various conditions of and device temperature. Fig. 12(a) compares several simulation and experimental results about the switching parameter . There is a good agreement between experimental and simulation results. In Fig. 12(b) , the agreement is not so good about the switching parameter for low reverse voltage, . This moderate agreement is discussed here-after. Fig. 13 pictures similar results but in terms of error between experiment and simulation results at room temperature. The validity map indicates an error less than 4%. The validity map demonstrates the validity of the circuit wiring parasitic model (Fig. 5) .
The map shows that the BYT12P1000 model offers a wide range of validity. The error exceeds 20% for larger than 8 A and larger than 160 V. This limitation is due mainly to the 1-D model in Fig. 1 since the circuit wiring model is satisfaying, and probe models have been taken into account. The and maps deserve the same comments. The extraction procedure yields optimal design parameter values with regard to the experimental input data. Numerous results and diverse validity maps are satisfying so far. For a wide range of operating conditions, the 1-D model is then sufficient. As many physics-based analytical models of the PiN diode use the same parameter set, it is easy to extrapolate that these models will provide equivalent validity maps. The paper demonstrates that a generic 1-D diode model may be used for accurate electro-thermal simulation, providing an adequate design parameter extraction procedure. This generic model offers an efficient trade-off between accuracy, CPU-cost and ease of design parameter extraction.
However for large operating conditions, simulation results are affected by the model simplification. The and lateral regions are chosen arbitrarily in Fig. 1 . At high current density, these regions may control the injection of carriers in the diode base region. The model may not estimate correctly the store charge in the diode. At circuit level, the values of and are not correct for example. One other major simplification is the diode epitaxial layer with constant doping level. In most devices, the drift region is made of one or more steps near the region [48] . This complex technology offers a better trade-off between switching speed, oscillatory reverse recovery, low forward voltage drop and breakdown voltage. Fig. 14(a) pictures an augmented doping profile model. One doping step is considered at the end of the epitaxial layer, and two additional design parameters have to be extracted at least. This doping profile is still generic as no manufacturing technology corresponds exactly to this model. Fig. 14(b) presents the optimal 1-D model for the device STTB506D. A local lifetime profile is associated to the doping profile. It is obvious that this doping profile is more complex than the generic model in Fig. 1 , but it does not correspond either to the model in Fig. 14(b) . This latter doping profile should enlarge the validity maps where the proposed generic doping profile suffers limitations. Particularly advanced doping profiles influence phenomena like Kirk effect or dynamic avalanche, occurring at both high voltage and high current. The authors have the opinion and the experience that a complex doping profile should be restricted to the cases when the diode technology is known. Otherwise the additional complexity in the parameter extraction method is not worth the small incremental accuracy.
Experiment concerns only few samples of a given commercial device. Extraction procedure may probably gives an other set of design parameters using other samples, i.e., not manufactured at the same time. The authors have not studied the statistical validity of estimated parameter sets.
IV. CONCLUSION
The paper details a novel method to more accurately assess diode design parameters. This job is necessary when a model must represent a specific device. Literature addresses largely model issues but scarcely parameter extraction issues. Optimal model parameters participates to simulation result accuracy. Accurate simulations are essential for prototype-less design of power integrated systems.
A simplified 1-D representation of the diode has been considered. The extraction procedure enables to obtain values for the major design parameters:
, and A. The diode model associated to extracted parameters has been validated inside a switching cell circuit which corresponds to the classical operation of the diode.
Excellent simulation results with respect to experiment are obtained at moderate current level. The results demonstrate that a finite-element method approach is possible without the knowledge of the PiN diode technology. The paper illustrates also the advantage of heterogeneous simulation, including circuit and FEM device models.
An accurate model of the experimental circuit is considered including the wiring parasitic components and probe effects. Papers related to design parameter extraction do not pay sufficient attention to this issue. Then experimental results are compared to non pertinent simulation results. Errors due to negligence of mutual parasitic inductances and probes are translated to the device design parameters.
The extraction procedure leads to very accurate simulation. It paves the path to prototype-less design of power integrated systems. It enables the system analysis under extreme conditions like high temperature. It enables also to evaluate non available integrated systems like Silicon Carbide converters. Validity maps have been introduced to picture the validity domain of a model with associated design parameters. Some improvements will be carried out with the automation of the design parameter extraction procedure. The procedure will also be improved taking into account secondary parameters like doping concentrations and widths of lateral regions.
